Abstract
Introduction
Ancient mathematics is known as Vedic mathematics [1] [2] .Vedic mathematics is the name given to the ancient Indian system of mathematics that was rediscovered in the early twentieth century from ancient Indian sculptures (Vedas) [3] . Vedic Mathematics offers a new holistic approach to mathematics [4] . Vedic mathematics is mainly based on sixteen Sutras [7] . These sutras can be used to solve problems in any branch of Mathematics in a faster way [9] . This Vedic mathematics can be used to solve algebra easily [10] . A lot of research work is being carried out these days on Vedic mathematics as these are the oldest mathematical techniques and require little time in solving problems and hence are efficient. Vedic mathematics is helpful in many fields. Many researchers have done research in this field. Multiplier and square architecture had been proposed [3] . Digital Signal Processing (DSP) operations are very important part of engineering as well as medical discipline [8] .Vedic mathematics has also been implemented in field of DSP [8] .A paper was published which includes DSP operations based on ancient Vedic mathematics using Vedic Urdhava-Triyagbhayam multiplication sutra [11] . A design of an 8 bits fixed point, asynchronous Vedic DSP processor core has also been studied [12] . Implementation of 4*4 multiplier using Urdhva-Tiryakbhyam in 45nm technology [13] , another division architecture using different Vedic technique known as `Dhwajam' [14] . Vedic multiplier has been designed earlier using different Vedic formulas but this design using Nikhilam Navatashcaramam Dashatah vedic formula is completely a fresh work and is quite efficient [20] [21] .In this paper we have designed an energy efficient multiplier that consists of three inputs and one output. The inputs are x, y and clock. x and y are 8 bits numbers to be multiplied and clock is given as input for triggering. Result is the output and the multiplication of two 8 bits numbers will result into large numbers so output is considered to be 16 bit output as shown in Figure 1 . The schematic diagram of multiplier using Nikhilam Navatashcaramam Dashatah is shown in Figure 2 . Nikhilam Navatashcaramam Dashatah is a Sanskrit word which menas "all from 9 and the last from 10".The design discussed in this paper uses Nikhilam Navatashcaramam Dashatah Vedic mathematics technique for its designing and implementation. Nikhilam Navatashcaramam Dashatah technique is used to multiply those numbers that can be obtained by either adding or subtracting from 10s, 100s or 1000s. The numbers are written and there right hand sides (RHS) are multiplied and left hand side (LHS) are added and subtracted from either 10, 100 or 1000. Then both the LHS and RHS are concatenated and that will result in the multiplication of the 2 numbers or as a final output. 
Figure 2. Schematic of Nikhilam Navatashcaramam Dashatah
The temperature has been kept constant that is 25 degree Celsius. Airflow and heat sink are main parameters while analyzing the thermal dissipation in the circuit [5] . In this work we have taken constant value of air flow and heat sink. Airflow has been kept 250 LFM and medium Heat sink. IO Standards has been varied in order to achieve an energy efficient device. In this paper we have taken HSTL (High Speed Transceiver Logic) IOSTANDARD. The operating voltages of class I in case of HSTL it is 1.2V and for class II it is either 1.5V or 1.8V. In our research paper we have used HSTL _I (1.2V), HSTL_II (1.5V), HSTL_I_18 (1.8V) and HSTL_II_18 (1.8V), HSTL_I_12 (1.2V). HSTL I/O standard is used to make this design more energy efficient [6] . In order to achieve speed and high performance in addition to energy efficiency, HSTL IO standard is used. Frequency scaling is one of the best energy efficient techniques for FPGA based VLSI design and is used in this paper as shown in Table 2 . There are also different types of techniques like capacitance scaling technique [15] , thermal scaling [17] , clock gating [18] , various design goals [19] , impedance matching with different logic family, scalable implementation scheme [16] and mapping. There is 32.53% saving in total power dissipation with 1.2 GHz when compared with 2.2 GHz as shown in Figure 3 and Table 3 . There is 26.01% saving in total power dissipation with 1.2 GHz when compared with 2.2 GHz as shown in Figure 4 and Table 4 . There is 39.67% saving in total power dissipation with 2.2 GHz when compared with 1.2 GHz as shown in Figure 5 and Table 5 . There is 23.72% saving in total power dissipation with 2.2 GHz when compared with 1.2 GHz as shown in Figure 6 and Table 6 . There is 31.54% saving in total power dissipation with 2.2 GHz when compared with 1.2 GHz as shown in Figure 7 and Table 7 . From Table 8 and Figure 8 we can say that maximum power is consumed with HSTL_II and minimum power consumption is with HSTL_I_12. 
Conclusion
In this paper we have designed an energy efficient multiplier that consists of three inputs and one output. The inputs are x, y and clock. x and y are 8 bits numbers to be multiplied and clock is given as input for triggering. Result is the output and the multiplication of two 8 bits numbers will result into large numbers so output is considered to be 16 bit output. The temperature has been kept constant that is 25 degree Celsius. Airflow has been kept 250 LFM and medium Heat sink. IO Standards has been varied in order to achieve an energy efficient device. In this paper we have taken HSTL (High Speed Transceiver Logic) IOSTANDARD. Frequency scaling is one of the best energy efficient techniques for FPGA based VLSI design and is used in this paper. We can conclude that there is 23-40% saving of total power dissipation by using SSTL IO standard at 25 degree Celsius. Maximum power is consumed with HSTL_II and minimum power consumption is with HSTL_I_12.
Future Scope
The future scope of "HSTL IO Standard Based Energy Efficient Multiplier Design using Nikhilam Navatashcaramam Dashatah on 28nm FPGA" is that we can also implement this design on 22nm or 18 nm FPGA. We can also use different FPGA families like automotive Artix7, automotive Coolrunner2, automotive Spartan, automotive Spartan-3A DSP, automotive Spartan 3A, automotive Spartan 3E, automotive Spartan6, Spartan3, Spartan3E. Here, we are using frequency scaling in which we are
